


EXHIBIT B


EMI



Mixing clock phase

- ✓ local
- ✗ global
- pair to pair - adjacent pairs
- port to port - Multi port
- Adjacent phy

- reduce EMI
- reduce requirement for Common-mode choke



AVDD

AVSS

AVDD


$$3AV = \frac{L di}{dt}$$

$$3AV = \frac{L di}{dt}$$

$$3AV = \frac{L di}{dt}$$


Improvement → Reduce Power supply bounce

- Reduce EMI, (Clock switch a different time)




- refclk2 (converted from refclk1) is the input to DLL gray

180° Shift




Changes

① Change decoder to have clock delay




(2)

refclk inversion - selectable



$$CX = \text{clk} S + \overline{\text{clk}} \text{ S}$$



(?)


TXDAC Phasel

cl0	cl1	cl2	cl3
0	180	0	180

$$\text{Reg } 30-33:15:12 = 1010 \quad (3210)$$

TBG init

4 ports




$td = 4$ units

~~Do → Do → Do → Do~~

$td = \text{varies from } 0.1\text{ns to } 1.0\text{ns}$

$td = 0.4\text{ns}$

Port 3




180° 270° 0°

90°

0°

180°

Port 2




0° 90° 180° 90°

Port 1



0° 180° 90° 180°


Port 0



0° 0° 180° 0°

4.5ns
4.5ns
5.5ns

$$t_d = 1 \text{ ns}$$



best choice is $10, 100^\circ, 0^\circ, 180^\circ, 0^\circ$ (3210)

